



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/881,226	06/12/2001	Roger May	015114-053300US	7601
26059	7590 03/09/2004		EXAMINER	
TOWNSEND AND TOWNSEND AND CREW LLP/ 015114 TWO EMBARCADERO CENTER 8TH FLOOR			SHAH, SAUMIL R	
			ART UNIT	PAPER NUMBER
SAN FRANCISCO, CA 94111-3834			2186	H
			DATE MAILED: 03/09/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	09/881,226	MAY ET AL.			
Office Action Summary	Examiner	Art Unit			
	Saumil Shah	2186			
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet with the	correspondence address			
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, ar - If NO period for reply is specified above, the maximum statutory peri - Failure to reply within the set or extended period for reply will, by stat Any reply received by the Office later than three months after the ma earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply be tile eply within the statutory minimum of thirty (30) day od will apply and will expire SIX (6) MONTHS from tute, cause the application to become ABANDONE	mely filed ys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).			
Status					
1)⊠ Responsive to communication(s) filed on 12	June 2001.				
3) Since this application is in condition for allow	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims					
4) Claim(s) 1-45 is/are pending in the application 4a) Of the above claim(s) is/are withd 5) Claim(s) is/are allowed. 6) Claim(s) is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) 1-45 are subject to restriction and/or	rawn from consideration.				
Application Papers					
9)☐ The specification is objected to by the Exami					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.					
Applicant may not request that any objection to the	*	• •			
Replacement drawing sheet(s) including the corn 11) The oath or declaration is objected to by the					
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for forei a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a li	ents have been received. ents have been received in Applicat riority documents have been receiv eau (PCT Rule 17.2(a)).	ion No ed in this National Stage			
Attachment(s)					
1) Notice of References Cited (PTO-892)	4) 🔲 Interview Summary	(PTO-413)			
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D				
Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date	6) Other:	atent Application (FTO-132)			

Application/Control Number: 09/881,226 Page 2

Art Unit: 2186

Election/Restrictions

1. Restriction to one of the following inventions is required under 35 U.S.C. 121:

- Claims 1-12, drawn to a programmable logic circuit comprising a
 programmable logic portion and an embedded processor portion
 comprising a processor and a memory block with two ports and an arbiter,
 classified in class 711, subclass 103.
- II. Claims 13-21, drawn to a method of arbitration comprising sending lock requests and grants depending on the status of the memory ports, classified in class 711, subclass 152.
- III. Claims 22-27, drawn to a method of laying out a programmable logic device, classified in class 716, subclass 8.
- IV. Claims 28-31, drawn to a programmable logic circuit comprising an embedded processor portion further comprising a processor, a memory with two ports, two buses and a multiplexer, classified in class 711, subclass 103.
- V. Claims 32-37 and 42-43, drawn to a programmable logic circuit comprising an embedded processor portion further comprising a processor, a memory with two ports, two buses, an arbiter, a multiplexer and a lock register to store a user-defined variable lock size, classified in class 711, subclass 103.
- VI. Claims 38-41, drawn to a programmable logic circuit comprising a programmable logic portion and an embedded processor portion further

Art Unit: 2186

comprising a processor and a memory with two ports that have a configurable width and a configurable depth, classified in class 711, subclass 103.

VII. Claims 44-45, drawn to a programmable logic circuit comprising a programmable logic portion and an embedded processor portion further comprising a processor and two memories each having two ports which have a configurable width and a configurable depth, classified in class 711, subclass 103.

The inventions are distinct, each from the other because of the following reasons:

2. Inventions I and II are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention II has separate utility such as using a lock request and grant system for the memory. Invention II also uses a lock register to store a value. For example, invention I may be used without a locking system to arbitrate between the ports.

See MPEP § 806.05(d).

3. Inventions I and III are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention III has separate utility such as stretching one side of the logic device and the embedded processor. For example, invention I may have as few as three sides for the processor without any stretching.

Application/Control Number: 09/881,226 Page 4

Art Unit: 2186

See MPEP § 806.05(d).

4. Inventions I and IV are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention IV has separate utility such as having multiple buses coupled to the components. Invention IV has one bus coupled to the processor and another bus coupled to the memory. It also has a multiplexer with the inputs coupled to the buses. Invention I may have a common bus for all the components.

See MPEP § 806.05(d).

5. Inventions I and V are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention V has separate utility such as having separate lockable portions and unlockable portions in the memory. The arbiter determines access grants depending on the portion of memory accessed by a port. Invention V also uses a lock register to store a value. Invention I may be used without a locking system to arbitrate between the ports. Also, it may not have separate portions in the memory that are lockable.

See MPEP § 806.05(d).

Art Unit: 2186

6. Inventions I and VI are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention VI has separate utility such as memory ports with configurable width and depth. Invention I may have fixed port width and depth.

See MPEP § 806.05(d).

7. Inventions I and VII are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention VII has separate utility such as having two memories each having two ports with related widths and depths. For example, invention I may have unrelated port width and depth and only one memory.

See MPEP § 806.05(d).

8. Inventions II and III are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention III has separate utility such as stretching one side of the logic device and the embedded processor. For example, invention II may have as few as three sides for the processor without any stretching.

See MPEP § 806.05(d).

9. Inventions II and IV are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention II has separate utility such

Art Unit: 2186

as using a lock request and grant system for the memory. Invention II also uses a lock register to store a value. For example, invention IV may be used without a locking system to arbitrate between the ports.

See MPEP § 806.05(d).

10. Inventions II and V are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention V has separate utility such as having separate lockable portions and unlockable portions in the memory. The arbiter determines access grants depending on the portion of memory accessed by a port. For example, a port in invention V does not require access grant to access a non-lockable portion even though another port may be accessing it. But a port in invention II always requires an access grant each time a port wants to access the memory.

See MPEP § 806.05(d).

11. Inventions II and VI are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention VI has separate utility such as memory ports with configurable width and depth. Invention II may have fixed port width and depth.

See MPEP § 806.05(d).

12. Inventions II and VII are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable In the instant case, invention VII has separate utility such

Art Unit: 2186

as having two memories each having two ports with related widths and depths. For example, invention II may have unrelated port width and depth.

See MPEP § 806.05(d).

13. Inventions III and IV are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention III has separate utility such as stretching one side of the logic device and the embedded processor. For example, invention IV may have as few as three sides for the processor without any stretching.

See MPEP § 806.05(d).

14. Inventions III and V are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention III has separate utility such as stretching one side of the logic device and the embedded processor. For example, invention V may have as few as three sides for the processor without any stretching.

See MPEP § 806.05(d).

15. Inventions III and VI are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention III has separate utility such as stretching one side of the logic device and the embedded processor. For example, invention VI may have as few as three sides for the processor without any stretching.

See MPEP § 806.05(d).

Page 8

Application/Control Number: 09/881,226

Art Unit: 2186

16. Inventions III and VII are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention III has separate utility such as stretching one side of the logic device and the embedded processor. For example, invention VII may have as few as three sides for the processor without any stretching.

See MPEP § 806.05(d).

17. Inventions IV and V are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention V has separate utility such as having separate lockable portions and unlockable portions in the memory. The arbiter determines access grants depending on the portion of memory accessed by a port. For example, invention IV may be used without a locking system for arbitration.

Also, invention IV may not have separate lockable portions in the memory.

See MPEP § 806.05(d).

18. Inventions IV and VI are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention VI has separate utility such as memory ports with configurable width and depth. For example, invention IV may have fixed port width and depth.

See MPEP § 806.05(d).

Page 9

Application/Control Number: 09/881,226

Art Unit: 2186

19. Inventions IV and VII are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention VII has separate utility such as having two memories each having two ports with related widths and depths. For example, invention IV may have unrelated port width and depth and only one memory.

See MPEP § 806.05(d).

20. Inventions V and VI are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention VI has separate utility such as memory ports with configurable width and depth but no locking arbitration system. Invention V may have fixed port width and depth.

See MPEP § 806.05(d).

21. Inventions V and VII are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention VII has separate utility such as having two memories each having two ports with related widths and depths. Invention V may have unrelated port width and depth and only one memory.

See MPEP § 806.05(d).

22. Inventions VI and VII are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention VII has separate

Art Unit: 2186

utility such as having two memories each having two ports with related widths and depths. Invention VII also has a multiplexing circuit coupled to the second and fourth ports. For example, invention VI has only one memory and none of the ports are coupled through a multiplexing circuit.

See MPEP § 806.05(d).

- 23. Because these inventions are distinct for the reasons given above and the search required for any of the groups is not required for any other group, restriction for examination purposes as indicated is proper.
- 24. Applicant is advised that the reply to this requirement to be complete must include an election of the invention to be examined even though the requirement be traversed (37 CFR 1.143).
- 25. Applicant is reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).
- 26. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Saumil Shah whose telephone number is 703-305-8786. The examiner can normally be reached on 9:00 AM to 5:30 PM M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on 703-305-3821. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Saumil Shah Patent Examiner

AU: 2186

February 26, 2004

BEHZAD JAMES PEIKARI PRIMARY EXAMINER